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ABSTRACT
Flow-based microfluidic biochips have attracted much atten-
tion in the EDA community due to their miniaturized size and
execution efficiency. Previous research, however, still follows
the traditional computing model with a dedicated storage unit,
which actually becomes a bottleneck of the performance of bio-
chips. In this paper, we propose the first architectural synthe-
sis framework considering distributed storage constructed tem-
porarily from transportation channels to cache fluid samples.
Since distributed storage can be accessed more efficiently than
a dedicated storage unit and channels can switch between the
roles of transportation and storage easily, biochips with this dis-
tributed computing architecture can achieve a higher execution
efficiency even with fewer resources. Experimental results con-
firm that the execution efficiency of a bioassay can be improved
by up to 28% while the number of valves in the biochip can be
reduced effectively.
1 Introduction
Microfluidic biochips have reshaped the traditional biochem-
ical experiment flow with their high execution efficiency and
miniaturized fluid manipulation [1, 2]. With this miniaturiza-
tion, biochemical assays can be scaled down to nanoliter vol-
umes, so that precious reagents can be saved to reduce exper-
iment cost. Since operations executed on a biochip are auto-
mated and controlled by a microcontroller, the reliability in ex-
ecuting biochemical experiments can also be improved signifi-
cantly compared with the traditional manual experiment flow.
Microfluidic biochips based on continuous flow use valves to
control the movement of samples and reagents. The structure
of a valve is shown in Fig. 1(a). On a substrate, a flow channel
is constructed for the transportation of fluids. Above the flow
channel, a control channel connected to an air pressure source is
used to control the open/closed state of the valve. Both chan-
nels are built from elastic materials, so that air pressure in the
control channel squeezes the flow channel below to block the
movement of the fluid. Conversely, if the pressure in the control
channel is released, the fluid can resume its movement.
With valves as the basic controlling components, complex de-
vices can be constructed. For example, mixers can be built
from channels and valves to execute mixing operations, which
are very common in biochemical assays. The structure of a
mixer is shown in Fig. 1(b), where the three valves at the top
are actuated alternately by applying and releasing air pressure
in the control channels to form a circular flow around the device.
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Figure 1: Components and structure of flow-based
biochips. (a) Valve structure. (b) Mixer. (c) Biochip
with eight storage cells [3].
The other six valves are used to control the entering and exiting
of fluids.
Besides mixers, a dedicated storage unit can also be built from
channels and valves. Fig. 1(c) shows a schematic of a biochip
with a mixer connected to a storage unit. This storage unit
contains eight side-by-side cells to store fluid samples. At a port
of the storage unit, valves in a multiplexer-like structure direct
a fluid sample to enter a specific cell or to leave the storage unit.
Biochips are used to execute operations in biochemical assays,
whose protocols are usually described by sequencing graphs. In
Fig. 2(a), the sequencing graph of the mixing phase of the poly-
merase chain reaction (PCR) is illustrated. This assay takes
eight input samples (i1∼i8) and processes them with seven mix-
ing operations (o1∼o7) to generate copies of a DNA sequence.
The edges in the sequencing graph define the dependency of op-
erations, where a parent operation should always be executed
before its child operations. If for each operation a mixer is as-
signed, seven mixers have to be built on the chip. However,
it is unusual to assign resource so freely due to cost. Instead,
mixers are reused to execute the operations while maintaining
their dependency as specified by the sequencing graph.
In recent years, design automation tools have been introduced
to deal with design challenges of biochips. The method in [4]
proposes a top-down flow to generate a biochip architecture
while minimizing the execution time of the assay. The method in
[5] proposes to solve the flow channel routing problem consider-
ing obstacles with an algorithm based on rectilinear Steiner min-
imum tree, while placement/routing iterations are performed in
[6] to reduce flow-channel crossings. Control logic synthesis is
investigated in [7] to reduce the number of control pins, in [8] to
optimize valve switching considering the relation between con-
trol patterns, and in [9] to match lengths of control channels. In
[10], flow layer and control layer codesign is proposed to achieve
valid routing on both layers iteratively, and in [11] interactions
on both flow and control layers are modeled by an ILP formula-DAC 2017, DOI: 10.1145/3061639.3062334
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Figure 2: Sequencing graph and different schemes of
scheduling with one mixer. (a) Sequencing graph of
PCR. (b) Scheduling with four store operations. Re-
quired storage capacity is three. (c) Scheduling with
three store operations. Required storage capacity is
two. The execution time of the assay with the second
schedule is shorter.
tion to achieve a better codesign efficiency. In [12], fluid storage
is investigated during synthesis with an ideal chip architecture.
Furthermore, dynamic construction of devices and flow channels
on a fully programmable valve array is explored in [13]. Fault
models and test of manufacturing defects for flow-based biochips
are discussed in [14, 15].
In this paper, we propose the first synthesis framework that
models distributed channel storage and time multiplexing at
intersections of flow channels, so that an assay can be executed
very efficiently. Our contributions include:
• Instead of using a dedicated storage unit, we cache interme-
diate fluid samples in channels, so that not only the access
bandwidth limit at the ports of the dedicated storage unit
is overcome, but also the efficiency of channels and valves is
improved.
• Time multiplexing at the intersections of channels is modeled
considering all transportation tasks for the first time. With
this model, transportation conflict can be avoided during ar-
chitectural synthesis so that operations do not need to be
postponed as in other methods.
• This is the first work to consider storage minimization from
scheduling to architectural synthesis, so that the execution
time of the assay can be reduced effectively.
• A compact physical design can be generated from the result
of architectural synthesis easily. This design is already pla-
nar due to the direct modeling of switches at intersections of
transportation channels.
The rest of this paper is organized as follows. In Section 2,
we explain the motivation of storage synthesis and formulate
the problem we address in this paper. In Section 3, we describe
the techniques to reduce storage usage and to model distributed
channel storage in scheduling and architectural synthesis. We
also demonstrate how a compact physical design can be gener-
ated from the synthesized planar connection graph. Experimen-
tal results are reported in Section 4. Conclusions are stated in
Section 5.
2 Motivation and Problem Formulation
The sequencing graph of an assay defines the dependency of
operations. These operations are scheduled to devices in a given
order for execution. Different schedules, however, yield differ-
ent storage usage and transportation requirements. In Fig. 2(b)
and 2(c), two schedules for the PCR assay are shown, where one
mixer is used to execute the operations. The first schedule exe-
cutes the operations in the order o1→o2→o3→o4→o6→o5→o7.
After executing o1, the intermediate result should be trans-
ported to the storage unit, so that the device can be reused
to execute o2. When o6 is executed, it takes the result of o4
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Figure 3: Storage mechanisms. (a) Storage with dedi-
cated unit. (b) Channel storage. (c) Port of dedicated
storage unit.
from the mixer directly as one input and fetches the result of
o3 from the storage unit. In this schedule, in total four stor-
age operations and four fetch operations are needed. In addi-
tion, the results of o1, o2 and o3 stay in the storage unit at
the same time, so that the capacity requirement of the storage
unit is three. In the schedule in Fig. 2(c) with the execution or-
der o1→o2→o5→o3→o4→o6→o7, however, there are only three
store and three fetch operations, leading to a storage capacity
of only two units. In addition, the execution time of the assay
in the second schedule is even shorter.
The comparison of the two schedules in Fig. 2(b) and 2(c)
demonstrates that the schedule scheme affects the transporta-
tion of fluid samples as well as the required capacity of the
storage unit, and the execution time of the assay may be un-
necessarily prolonged if storage and transportation are not con-
sidered. This important problem, however, has not been dealt
with by previous methods.
When a fluid sample is stored, it is transported to the storage
unit through a channel. The diagram of a simple chip with one
mixer and one storage unit is shown in Fig. 3(a). When this
chip is used to execute the operation o1→o2→o5 in the schedule
in Fig. 2(c), the mixer first stores the result of o1 in the storage
unit. After o2 is finished, the result of o1 is fetched back to
the mixer to execute the operation o5. In this case, the chan-
nel itself is sufficient to store the intermediate result from o1,
instead of a dedicated storage unit, as shown in Fig. 3(b). This
example demonstrates that fluid samples can in fact be cached
within temporary storage constructed from channel segments.
This distributed storage can also overcome the bandwidth limit
problem at the ports of the dedicated storage unit illustrated in
Fig. 1(c) and Fig. 3(c), where multiple fluid samples must be
queued when they access the storage unit simultaneously.
Considering storage minimization during scheduling and chan-
nels as distributed storage, we can describe the synthesis prob-
lem as follows:
Inputs: The sequencing graph of a biochemical assay; the exe-
cution times of all operations; the maximum numbers of devices
allowed in the chip.
Outputs: A schedule minimizing intermediate fluid storage; a
channel caching schedule including the locations and the time
slots of fluid samples stored temporarily in channels; a compact
layout of the biochip.
Objectives: Minimizing overall resource usage; maximizing
the performance/execution efficiency of the biochip.
3 Synthesis of Biochips Considering Storage and
Caching
Storage and caching should be considered from scheduling to
architectural synthesis to reduce storage requirements and to
construct channels for distributed storage. In addition, chip
area should be reduced as much as possible by the result of
architectural synthesis. Correspondingly, the proposed method
includes three major parts: 1) intermediate fluid storage is mini-
mized in scheduling and binding; 2) channel segments that cache
intermediate fluid samples are constructed during architectural
Table 1: Variables and Constraints for Scheduling and
Binding
Variables:
O: set of nodes (operations) in the sequencing graph;
oi: operation indexed by i;
tsi : starting time of operation oi;
tei : ending time of operation oi;
ui: duration of operation oi;
E: set of edges in the sequencing graph;
(oi,oj): edge from oi to oj where oi is the parent of oj ;
ui,j : transportation/storage time from oi to oj .
D: set of devices in the biochip;
di: device indexed by i;
si,k: a 0-1 variable representing whether oi is assigned to
dk.
Constraints:
Uniqueness:∑|D|
k=1si,k=1, ∀oi∈O (1)
Duration:
tsi+ui≤tei , ∀oi∈O (2)
Precedence:
tei+ui,j≤tsj , ∀(oi,oj)∈E (3)
Non-overlapping :
si,k+sj,k≤1 if tsi<tej
∧
tei>t
s
j , ∀oi,oj∈O,dk∈D (4)
synthesis, leading to a distributed channel caching system which
fulfills the tasks of transportation and storage at the same time.
3) the planar connection graph from architectural synthesis is
refined iteratively to generate a compact physical design.
3.1 Minimizing storage in scheduling and
binding
Scheduling and binding assign operations in a given sequenc-
ing graph to time slots of specific devices. To optimize storage
requirements, we formulate the scheduling and binding task as
an ILP problem.
The variables and constraints for scheduling and binding are
listed in Table 1. The uniqueness constraint (1) specifies that
operation oi should be assigned to one device only once. The
duration constraint ensures oi has enough time to finish. The
precedence constraint (3) guarantees that a child operation must
be executed later than its parents. Finally, the non-overlapping
constraint (4) prevents two operations whose operation periods
overlap from being executed by the same device. These con-
straints are common for high-level synthesis and widely used in
synthesis methods for biochips [16].
To minimize the execution time of the assay, another variable
tE is used to represent the latest ending time of all operations,
constrained as
tei≤tE , ∀oi∈O. (5)
By minimizing tE , the operations in the sequencing graph are
assigned to proper time slots to produce a compact schedule.
To reduce storage requirements, we introduce an additional
storage minimization objective. Assume that the pure trans-
portation time from a device to another device is a constant uc.
If the schedule produces a transportation time larger than uc,
the fluid sample must be cached somewhere before it is used.
Figure 4 illustrates the schedules of executing an assay with five
operations by two devices. In Fig. 4(b), operation o2 is sched-
uled before o3. Consequently, the result of o2 must be stored
until it is used by o4 and o5, leading to two storage requirements.
In Fig. 4(c), o3 is scheduled before o2, leading to only one stor-
age requirement lasting a shorter time. In this example, we can
observe that the lifetime of stored fluid samples is determined
by the difference between the ending time of the parent oper-
ation and the starting time of the child operation ui,j defined
in Table 1. Consequently, the total storage requirement can be
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Figure 4: Storage reduction. (a) Sequencing graph. (b)
Schedule with two storage requirements. (c) Schedule
with one storage requirement. The execution times of
the assay with these two schedules are equal.
reduced by solving the following ILP problem
minimize αtE+β
∑
(oi,oj)∈E
∧
di 6=dj
ui,j (6)
subject to (1)–(5) (7)
where α and β are constants to control the priority of execution
time and storage requirement minimization. di 6=dj excludes the
operation pairs assigned to the same device so that they do not
need transportation.
3.2 Architectural synthesis with distributed
channel storage
After solving the optimization problem (6)–(7), we have a
schedule similar to Fig. 4(c), including the information: 1) to
which devices operations are assigned; 2) the starting time and
the ending time of each operation; 3) the starting time and the
ending time of each fluid storage requirement.
The schedule, however, only defines the transportation re-
quirements between devices after operations are executed. In
the chip, physical channels need be constructed to conduct these
transportation tasks. When a large assay is executed by several
devices, transportation channels need to be built between nearly
any pair of devices to move fluid samples efficiently. Since the
flow-layer in a biochip is only two-dimensional, eventually inter-
sections between channels cannot be avoided. At an intersec-
tion, a switch should be built to direct the transportation flow
to the target device. A switch is constructed by four valves at an
intersection, as shown in Fig. 5(a). At a given moment, two out
of the four valves in a switch are opened to connect two chan-
nel segments. Consequently, a transportation channel between
two devices becomes a path formed by several channel segments
connected by switches. Such a path is called a transportation
path henceforth.
Besides channels, the locations of devices should also be de-
termined. These locations should be assigned together with the
construction of transportation channels, because the distance
and relative locations of devices affect how channels are con-
structed and how they intersect with each other.
Considering devices and channels together, the architecture
of a biochip can be described as devices surrounded by channel
segments in the form of a grid. For example, the architecture
of a biochip with five devices is shown in Fig. 5(b), where the
smaller nodes represent switches and the larger nodes represent
devices. Transportation paths between devices are formed from
channel segments connected by switches, e.g., path 1 and path
2 in Fig. 5(b). Since transportation paths are used only when
there is a fluid sample traveling along it, channel segments can
be reused by different paths so that the efficiency of channel
segments increases.
With transportation paths formed from channel segments, the
proposed distributed channel storage concept can thus be for-
mulated. As illustrated in Fig. 1(c) and Fig. 3(c), a dedicated
storage unit suffers bandwidth problem at its ports because mul-
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Figure 5: Switch and channel storage. Large nodes rep-
resent devices and small nodes represent switches. (a)
Switch structure. (b) Two paths sharing one channel
segment with time multiplexing. (c) Fluid sample to
channel storage. (d) Storage in channel segment. (d)
Fluid sample from channel storage to device.
tiple fluid samples must be queued when they access the storage
unit at the same time. Observing that the storage cells inside
a dedicated storage unit are in fact channel segments, as shown
in Fig. 1(c), we distribute fluid storage directly in channel seg-
ments. For example, in Fig. 5(c), along path 3 a fluid sample is
moved to the channel segment between A and B. However, the
next operation using this fluid sample is scheduled later, so that
the fluid sample must stay in the channel segment. During the
lifetime of this storage, the channel segment between A and B
cannot be used by other paths and the valves at the two ends of
this channel segment should be closed. Further transportation
tasks between devices are, however, still fulfilled by paths not
including this channel segment, as path 4 and 5 in Fig. 5(d).
When the stored fluid sample is finally needed, it is moved to
the target device again by a newly constructed transportation
path, shown as path 6 in Fig. 5(e).
Unlike the dedicated storage unit shown in Fig. 1(c), the dis-
tributed storage in a channel segment has a higher access effi-
ciency. When a fluid sample stays in a channel segment, that
segment is turned into a storage segment. When the fluid sample
moves again, the segment becomes a part of the transportation
path. This concept of channel role switching unifies transporta-
tion and storage, and the low-efficiency channels forming storage
cells in a dedicated storage unit are excluded completely. In ad-
dition, this on-the-spot caching is closer to the target device
than a dedicated storage unit, so that the execution efficiency
of the assay can also be improved.
To synthesize the architecture of a biochip from its schedule
requires to determine the relative locations of devices as well as
channel segments and the switches connecting them as shown by
the examples in Fig. 5(b)–(e). The devices, switches and their
connections together are called connection graph. A valid con-
nection graph should be capable of constructing all transporta-
tion paths specified in the schedule and caching intermediate
fluid samples in channel segments. To reduce resource usage,
the synthesized connection graph should contain as few edges
as possible.
The connection graph is generated using a general connection
grid, as shown in Fig. 6. At each node ni on the grid, either
a device or a switch can be assigned. An edge ej represents a
channel segment capable of caching a fluid sample. We use a 0-1
variable ai,k to represent whether device dk is assigned to node
ni. Since a node can be occupied by no more than one device
and a device must be assigned once, ai,k can be constrained as∑
dk∈D
ai,k≤1, ∀ni∈N,
∑
ni∈N
ai,k=1, ∀dk∈D (8)
dk1
dk2pr,1
pr
pr,2
pr,3 p′r
Figure 6: Connection grid.
where N is the set of nodes in the connection grid and D is the
set of devices.
Assume there is a transportation path pr between device dk1
and device dk2 in the period between t
s
r and t
e
r, where r is the
index of the path. tsr and t
e
r are constants determined in the
scheduling and binding step in Section 3.1. We use a 0-1 variable
j,r to represent whether the edge ej is on the path pr. To
construct a path between dk1 and dk2 , we need to guarantee
that the path starts from the node for dk1 and ends at the node
for dk2 . Consequently, at one of these two nodes, only one of
the four edges incident to the node can be covered in the path.
At each other node on the path, exactly two edges are covered
by the path, as illustrated with path pr in Fig. 6. Accordingly,
we can construct the path with the following constraints∑
ej∈Ei
j,r≥2−ai,k1−ai,k2−(1−yi,r)M,
∑
ej∈Ei
j,r≤yi,rM (9)
where Ei is the set of edges incident to node ni; yi,r is an auxil-
iary 0-1 variable to indicate whether there is an edge on pr that
is incident to ni; M is a very large constant to transform the
two situations indicated by yi,r into linear constraints [17].
The path construction constraints become more complex when
a storage is involved, which leads to three sub-paths: 1) from
dk1 to a storage segment; 2) the segment caching the fluid sam-
ple; 3) from the storage segment to the target device dk2 . We
denote the three transportation paths as pr,1, pr,2 and pr,3, as
illustrated in Fig. 6. Since the end node of pr,1 and the starting
node of pr,3 can be any node on the connection grid as long as
they are the two end nodes of the same edge, we use 0-1 variables
ai1,r1 to represent that node ni1 is the last node on the path pr,1
and the variables ai2,r2 to represent that node ni2 is the first
node on the path pr,2. Afterwards, we create constraints similar
to (9) for each sub path. In addition, we include the constraint
that ni1 and ni2 are the two end nodes of the same edge.
In the schedule, there are many transportation paths at a
given moment. These paths should not intersect at a node or
share the same edge to avoid contamination. Therefore, we ex-
amine the paths on the connection grid at the starting time of
each transportation path, because this is the moment a new
transportation is initiated. At each of such moments t, we con-
strain that all the paths existing on the connection grid should
not share any edge or intersect at a node, as,∑
ej∈E
j,r≤1, ∀pr∈Pt,
∑
ni∈N
ηi,r≤1, ∀pr∈Pt (10)
where Pt is the set of paths existing at time t; ηi,r represents
whether node ni is on path pr; E and N are the sets of edges
and nodes in the connection grid, respectively. Exception of
constraint (10) is that the two ending nodes of the storage seg-
ment pr,2 can be passed by other paths when the fluid sample is
stored, as path p′r in Fig. 6, so that their variables ηi,r are not
included in (10) when pr,2 exists.
When generating the architecture of the chip, we minimize
the number of edges that are really used by the transportation
paths to reduce resource usage. If an edge is used once by any
(a)
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d2
d2
d1
(b) (c)
d1
d2
Figure 7: Iterative layout compression. (a) Device as-
signment. (b) Layout expansion. (c) Layout compres-
sion.
transportation path, it should appear in the chip. We use a 0-1
variable sj to represent whether a channel segment should be
kept in the chip, and constrain it as
sj≥i,r, ∀pr∈P (11)
where P is the set including all transportation paths and sub
paths.
Finally, the architecture of the biochip can be determined by
solving the following optimization problem
minimize
∑
ej∈E
sj (12)
subject to (8)–(11) (13)
After determining sj , the edges and nodes that are not used in
the connection grid are removed to generate the chip architec-
ture as a planar connection graph similar to Fig. 5(b)–(e).
3.3 Iterative compression of chip area
The chip architecture defines the relative locations of devices
and their connections by switches. The length of an edge, if used
as storage, should be large enough to accommodate one fluid
sample. Although we can directly build a biochip with a dis-
tributed channel storage architecture as shown in Fig. 7(a)→(b),
the size of the chip may be too large because there is much un-
used space between the channel segments.
To generate the physical design of a biochip from its architec-
ture, we first insert the devices to the connection graph. Since
devices are relatively large, we extend the lengths of channel
segments to meet all length requirements for channel storage.
Afterwards, we collapse the segments toward the upper right
corner iteratively. In each iteration, we either reduce the hori-
zontal dimension or the vertical dimension by a constant number
and generate bending points on the segments to extend segment
lengths. The iterations stop when the layout cannot be com-
pressed further and the result is the final physical design. The
major steps of this process are illustrated in Fig. 7.
4 Experimental Results
The proposed method was implemented in C++ and tested
using a 3.20 GHz CPU with 8 GB memory. We demonstrate the
results using three real assays and three randomly generated as-
says. The information of these test cases are shown in Table 2,
where CPA (Colorimetric Protein Assay), IVD (In-Vitro Diag-
nostics) and PCR (Polymerase Chain Reaction) are real-world
assays and the other three assays are randomly generated. The
column |O| in Table 2 shows the number of operations in each
assay. In the experiments, we used Gurobi [18] to solve the
optimization problems.
The result of scheduling with storage minimization is shown
in the columns tE and ts, where t
E is the execution time of the
assay defined in (5). The runtime of solving the optimization
problem (6)–(7) is shown in the column ts, which was limited
to 30 minutes for the solver to return the best-effort results.
In architectural synthesis, we use a connection grid to deter-
mine device locations and channel segments. The size of the
grid is shown in column G in Table 2. After architectural syn-
thesis, the numbers of edges (channel segments) and valves in
the chip architectures are shown in the columns ne and nv, re-
Table 2: Results of Scheduling and Synthesis
Scheduling Arch. Syn. Phys. Des.
Assay |O| tE ts(s) G ne nv tr(s) dr de dp tp(s)
RA100 100 1820 1800 5×5 32 58 1867 20×20 26×26 16×16 68.88
RA70 70 1180 1800 4×4 20 38 1819 15×15 21×21 11×12 25.37
CPA 55 1070 1800 4×4 20 40 1817 15×15 21×21 11×13 18.45
RA30 30 670 300 4×4 8 16 1800 15×10 21×16 13×9 0.13
IVD 12 280 <1 4×4 5 10 25 10×5 16×9 12×5 0.03
PCR 7 290 <1 4×4 5 8 20 5×10 7×14 4×8 0.01
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Figure 8: Edge and valve ratios in the result of archi-
tectural synthesis compared with the original edges and
valves in the connection grid.
spectively. Note the valves counted in the experiments did not
include those built in mixers. The runtimes to generate chip ar-
chitectures are shown in the column tr. In the iterative physical
design step, the result of architectural synthesis was first scaled
with the unit equal to the minimum channel distance specified
by the designer. Afterwards, devices were inserted to nodes
determined by architectural synthesis and the layout was itera-
tively compressed to reduce chip area. The physical dimensions
of the chip after architectural synthesis, after device insertion
and after iterative compression are shown in the columns dr, de
and dp, respectively. Since the output of architectural synthesis
was already planar, the proposed iterative layout compression
can reduce the chip area effectively. The runtime of the physical
design phase is shown in the tp column, which is also acceptable
for layout generation.
In architectural synthesis, we start with a connection grid.
After synthesis, only the edges that are used at least once are
kept in the result. The ratios of the number of used edges to the
total number of all the edges in the grid is shown in Fig. 8, where
all these ratios are smaller than 1, and a half of them are even
close to 0, showing that the architectural synthesis approach
confines resource usage effectively on only a part of edges to
reduce resource usage. After removing the unused edges, the
number of valves is also reduced, as shown by the valve ratios
in Fig. 8.
To evaluate the effectiveness of the proposed storage reduc-
tion in scheduling and architectural synthesis, we tested the
scheduling of minimizing the execution time of the assay only.
Afterwards, we applied architectural synthesis to the resulting
schedules. Fig. 9 shows the comparison of execution time of
assays, the number of edges and the number of valves in the
two cases with and without storage optimization. In this com-
parison, it can be observed that storage optimization generated
comparable execution time in the cases IVD and PCR, but the
execution time of RA30 is slightly larger, which is acceptable
for most biochemical experiments. However, the numbers of
edges and valves in the result of RA30 are much smaller, be-
cause storage optimization improves the efficiency of channels
and thus valves effectively so that fewer resources are required
to execute the assays.
In previous methods, the storage and caching problem has
not been considered. When there is a storage requirement, it
is usually assumed that the intermediate fluid sample is trans-
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Figure 9: Comparison of the results with and without
storage optimization.
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Figure 10: Comparison of execution time and the num-
ber of valves in the results with channel caching and
dedicated storage unit.
ported to a dedicated storage unit. To compare the efficiency
of the synthesized chip architecture with that from the assumed
storage transportation, we examine the storage requirement in
the schedules generated by the proposed method. When storage
requirements appear, they are assumed to queue at the entrance
of a dedicated storage unit. The maximum size of the storage
cells is the maximum number of fluid samples stored simulta-
neously in the storage unit. Due to the bandwidth limit of the
storage unit, the execution of the assay was thus prolonged. In
addition, the dedicated storage unit used many valves to control
the access of storage cells. The comparison of channel segments
and valves in the result from the proposed method and the re-
sult with a dedicated storage unit is shown in Fig. 10. From this
comparison, we can see that the execution time and the number
of valves are well below 1, leading to a more efficient execution
of the assay with fewer resources. For example, the execution
time reduction for RA100 has already reached about 28%.
Finally, we show two execution snapshots of the assay RA30
in Fig. 11. In Fig. 11(a), a transportation path is formed as
d2→A→B→C→D to store a fluid sample into the channel seg-
ment between C and D. In Fig. 11(b), a transportation path
is constructed as d1→D→A→d2 while the channel segment be-
tween C and D is caching a fluid sample.
5 Conclusion
In this paper, we have proposed the first method to gener-
ate a biochip architecture considering storage requirements. By
caching fluid samples on-the-spot, transportation channels and
storage channels were unified into a connection graph. In ad-
dition, transportation paths were constructed on a connection
grid dynamically and transportation conflicts were modeled di-
rectly instead of being dealt with in a post-processing step. Ex-
perimental results confirmed that with this uniform model the
architecture generated by the proposed method is more efficient
in executing biochemical assays even with fewer resources.
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